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Abstract. GaAs was central to the development of quantum devices but is
rarely used for nanowire-based quantum devices with InAs, InSb and SiGe instead
taking the leading role. p-type GaAs nanowires offer a path to studying strongly-
confined 0D and 1D hole systems with strong spin-orbit effects, motivating our
development of nanowire transistors featuring Be-doped p-type GaAs nanowires,
AuBe alloy contacts and patterned local gate electrodes towards making nanowire-
based quantum hole devices. We report on nanowire transistors with traditional
substrate back-gates and EBL-defined metal/oxide top-gates produced using
GaAs nanowires with three different Be-doping densities and various AuBe
contact processing recipes. We show that contact annealing only brings small
improvements for the moderately-doped devices under conditions of lower anneal
temperature and short anneal time. We only obtain good transistor performance
for moderate doping, with conduction freezing out at low temperature for lowly-
doped nanowires and inability to reach a clear off-state under gating for the highly-
doped nanowires. Our best devices give on-state conductivity 95 nS, off-state
conductivity 2 pS, on-off ratio ∼ 104, and sub-threshold slope 50 mV/dec at
T = 4 K. Lastly, we made a device featuring a moderately-doped nanowire with
annealed contacts and multiple top-gates. Top-gate sweeps show a plateau in the
sub-threshold region that is reproducible in separate cool-downs and indicative of
possible conductance quantization highlighting the potential for future quantum
device studies in this material system.
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1. Introduction
GaAs has played a vital role in the development of
quantum nanoelectronic devices over the past thirty
years. The modulation-doped AlGaAs/GaAs het-
erostructure supports a quasi-two-dimensional elec-
tron gas with remarkably high electron mobility >
105 cm2/Vs [1]. This made AlGaAs/GaAs the sys-
tem of choice for quantum Hall effect research [2];
thereafter it was central to work on 1D transport in
quantum point contacts and quantum wires [3, 4],
Coulomb blockade and quantum interference in quan-
tum dots [5], and emerging designs for spin-based quan-
tum information devices [6, 7]. The semiconductor
nanowire is another major advance in nanoelectronics.
Born from the development of catalyst-assisted semi-
conductor growth methods in the 1960s [8], nanowires
are being developed for applications from electronics
and photonics to energy harvesting and biosensing [9].
Nanowire-based quantum devices have primarily
been developed using InAs/InP [10, 11, 12, 13],
InSb [14, 15, 16] or SiGe nanowires [17, 18, 19],
despite GaAs being one of the first materials grown
in nanowire form [20]. Surface-states and their
influence on carrier accumulation and contact ohmicity
are largely responsible. Surface-states in InAs pin
the surface Fermi energy above the conduction band
minimum [21]. This results in electron accumulation
at the nanowire surface enabling effective ohmic
contact with negligible Schottky barrier via patterned
deposition of metal contacts. Similar behaviour occurs
for InSb nanowires [14]. In SiGe nanowires, the valence
band offset causes hole accumulation in the Ge core
without intentional doping; the holes can be accessed
via annealed Ni contacts [17]. In each case, normally-
on transistors are readily achieved without intentional
doping using relatively simple contact formulations.
Surface-states in GaAs pin the surface Fermi
energy mid-gap giving metal-semiconductor interfaces
with a substantial Schottky barrier, typically ∼ 0.5 eV,
and a lack of intrinsic carrier accumulation [22].
Ohmic contacts to GaAs are normally achieved using
annealed alloys, e.g., NiGeAu for n-type contacts and
PdZn or AuBe for p-type contacts [23]. Contact
formation involves two key actions of the thermal
annealing process. The first is diffusion of dopant
species, i.e., Ge, Zn or Be, into the semiconductor.
This degenerately dopes the adjacent semiconductor,
producing a sufficiently narrow depletion region where
tunnelling provides contact ohmicity [24]. The
second is strong spiking/penetration of Au into the
semiconductor. This can be detrimental for contacts to
bulk GaAs [25, 26] but vital in heterostructure devices
where contact access to buried conduction layers is
required [27]. Functional annealed contacts can be
extremely difficult to obtain and optimise in nanowires
due to their tiny volume and high aspect ratio; in
many instances buckling and breakage of the nanowire
and contact interfaces occurs. Additionally, GaAs
nanowires have to be doped during growth for sufficient
carrier density to conduct current. Doping nanowires is
also complicated because there are numerous routes for
dopant incorporation [28] and common III-V dopants
are amphoteric depending on incorporation site [29].
The incorporation site is in turn dependent on growth
mechanism (axial versus radial), conditions and the
exposed facets – the nanowire geometry invariably
means numerous facets are exposed during growth.
GaAs nanowires are of significant interest for
quantum device research [30] despite these challenges
to making functional high-quality devices. A particular
area of opportunity is the study of strongly-confined
0D and 1D hole systems [31, 32]. Holes in GaAs
exhibit strong spin-orbit effects, behaving like spin-
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particles, by virtue of the p-like nature of GaAs
valence band states [33]. This led to the observation
of highly anisotropic Zeeman spin-splitting in 1D
hole systems [34, 35, 36] and correspondingly
anisotropic Kondo physics in hole quantum dots [37]
made using conventional planar p-type AlGaAs/GaAs
heterostructures. A major difficulty in these devices is
the ability to achieve strong confinement and access the
few-electron limit [38]. The unique geometry offered
by GaAs nanowires may overcome these difficulties.
In this paper we report on the development of field-
effect transistor devices based on Be-doped p-type
GaAs nanowires grown by Molecular Beam Epitaxy
(MBE). Our devices feature both doped silicon back-
gates [39] and oxide-insulated top-gate structures [40],
the latter with strong potential for realising functional
quantum devices. Figure 1a shows a band diagram of
a p-doped GaAs top-gated transistor. We focus here
mostly on electrical transistor performance relative
to dopant concentration and contact preparation, but
also present preliminary data indicative of possible 1D
conductance plateaus in our nanowire devices.
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Figure 1. (a) A simplified band diagram of the top-gate device
at source-drain bias Vsd = 0 V. The source (S), drain (D), and
top-gate (G) terminals are shown in yellow. The conduction
band edge (EC), valence band edge (EV ) and the Fermi energy
(EF ) for a p-doped GaAs nanowire are shown. Surface states
at the S/D terminals bend the bands, resulting in a Schottky
barrier (φB). Finally, the effect of a positive top-gate voltage
(EG) is shown. (b) Scanning electron micrograph of a completed
top-gate GaAs nanowire transistor. The S, D and G electrodes
are all indicated along with the top-gate insulator (I). The n+-
Si substrate is used as a global back-gate for the device. (c) A
cross-section of the top-gated part of the device.
2. Fabrication and Measurement
Our homostructure core-shell GaAs nanowires were
grown by MBE on (111) Si [41] using the self-catalysed
Ga-assisted method [42, 43]. The undoped core was
grown at 630◦C using an As4 source and V/III flux
ratio of 60 or 30 for 45 minutes. A Be-doped shell was
then grown at 465◦C using As2 and a V/III ratio of 150
for 30 minutes, giving final structures with diameter
120 − 200 nm and length 6 − 10 µm. We studied
nanowires with three different shell doping densities
nBe = 1 × 10
18 cm−3, 5 × 1018 cm−3 and
1.5 × 1019 cm−3, which we will refer to as low nBe,
moderate nBe and high nBe, respectively. nBe was
estimated using four-terminal measurements on grown
nanowires [41].
Device fabrication was performed on a degenerately-
doped Si wafer capped with a bilayer oxide consisting
of 100 nm thermally-grown SiO2 and 10 nm HfO2 de-
posited by Atomic Layer Deposition (ALD). The bi-
layer oxide is not essential and is an artefact of our
other nanowire device projects [44]. The wafer was
pre-patterned with alignment markers for Electron-
Beam Lithography (EBL) and Ti/Au interconnects.
Nanowires were randomly deposited by dry transfer
and then located by darkfield optical microscopy to
facilitate deposition of contacts and gating structures
direct to a selected nanowire. In this study, two dif-
ferent types of devices were made. The simplest de-
vices feature a pair of source and drain contacts made
with 200 nm of 99:1 Au:Be alloy (ACI alloys) de-
fined by EBL and vacuum thermal evaporation. In
some instances the AuBe contacts were annealed us-
ing an Ulvac-Riko Mila 4000 rapid thermal annealer
with carbon susceptor at temperatures between 250◦C
and 350◦C for times up to 120 s. The anneal temper-
ature was deliberately kept below 350◦C to avoid the
onset of strong Au penetration/spiking [25] from de-
stroying the nanowire, although mild Au penetration
into GaAs still occurs well below 350◦C [45]. Gating
in these devices was achieved using the degenerately
doped Si substrate [39]. Our more complex devices
also feature a top-gate, which is produced in two steps
following fabrication of the AuBe contacts. The first
step was deposition of an EBL-defined 10 nm HfO2
top-gate insulator by ALD. The second step was depo-
sition of an EBL-defined 20/180 nm Ti/Au gate elec-
trode. Figure 1b shows a scanning electron micrograph
of a completed top-gate device with the HfO2 insulator
highlighted by the dashed line. More complete details
of the fabrication process are provided in the Supple-
mentary Information. Figure 1c shows a cross section
through the top-gated section of the device.
Device measurements were performed using either
a probe station (Signatone) in a Faraday cage in
ambient conditions, a home-built dipstick loaded
into a He dewar or an Attocube attoDry 2100
variable-temperature system with base temperature
T = 1.5 K. DC measurements were used to
characterise the devices. In Section 3, a source-
drain bias Vsd was applied using a Keithley K236
source-measure unit, which simultaneously measures
the source current Is. The drain current Id is
measured using a Keithley K6517A electrometer.
Unless mentioned explicitly, Is = Id, which we
refer to as the source-drain current Isd hereafter. In
Section 4, a Yokogawa GS200 was used to set Vsd and
a Keithley K6517A was used to measure Isd. The back-
gate voltage Vbg and top-gate voltage Vtg were applied
using Keithley K2401 source-measure units to enable
continuous monitoring of gate leakage current Ig.
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Figure 2. Plot of source-drain current Isd vs source-drain bias
Vsd at Vbg = 0 V for doping densities (a) nBe = 1 × 10
18 cm−3,
(b) nBe = 5 × 10
18 cm−3, and (c) nBe = 1.5 × 10
19 cm−3.
The contacts are unannealed in all three cases.
3. AuBe as a contact metal for Be-doped
nanowires
The AuBe ohmic contacts are one of the key
contributors to the stability and performance of the
devices in Refs. [34, 35, 36, 37]. These contacts give
reliable linear I − V with relatively high yield in
these devices subject to appropriate optimization of
anneal conditions [46]. This made AuBe an interesting
contact metal to try with Be-doped GaAs NWs, with
the intention that the contacts could be annealed to
supplement the Be density local to the contact and
facilitate ohmic p-type contact to GaAs nanowires as
the shell doping density is reduced. Thus we now
focus on our simple back-gated samples to look at
contact efficacy versus nBe and anneal conditions. We
begin by looking at unannealed AuBe contacts and
then move on to discuss how annealing alters contact
performance.
Figure 2 shows typical Isd versus Vsd characteris-
tics for the three different nanowire doping densities in-
vestigated with unannealed AuBe contacts. The main
feature indicating good contact performance is that Isd
increases linearly rather than exponentially as |Vsd| is
increased from zero – the former is characteristic of
ohmic contacts whereas the latter is characteristic of
diode-like Schottky contacts. The Id versus Vsd char-
acteristic for low nBe in Fig. 2(a) is non-linear but with
the opposite curvature to Schottky contact behaviour
– the curvature here arises due to saturation and is
normal for field-effect transistors (FETs). This form is
Figure 3. Plot of two-terminal resistance R vs channel length
L for nBe = 1 × 10
18 cm−3 (red circles), nBe = 5 × 10
18 cm−3
(green squares) and nBe = 1.5 × 10
19 cm−3 (blue triangles).
observed in 85% of our low nBe devices, with around
5% showing rectifying contacts instead. The compara-
tive linearity for Figs. 2(b/c) where nBe is much higher
is expected because saturation voltage is proportional
to doping density in FETs [47], pushing saturation out-
side the±2.5 V measurement range. The increased nBe
also reduces the Schottky barrier depletion width [41]
enabling tunneling to contribute strongly to the con-
tact conduction process [24]. Correspondingly, the con-
ductance G increases from 48 ± 23 nS for low nBe to
1.5 ± 0.9 µS for moderate nBe and 9.4 ± 2.9 µS at
high nBe, respectively. We also examined the symme-
try of the Id versus Vsd characteristics as an additional
indicator of contact quality. We defined an Id versus
Vsd characteristic as ‘symmetric’ if both: a) the Isd
at Vsd = ±2.5 V, and b) the integrals
∫
IsddVsd for
−2.5 < Vsd < 0 V and 0 < Vsd < 2.5 V differ by
less than 25%. Across the 30 − 35 devices measured
at each nBe, we found 17% gave symmetric Id versus
Vsd characteristics at low nBe, 44% at moderate nBe,
and 100% at high nBe. We conclude that the high nBe
nanowires give the best contact performance.
We measured a sufficient number of devices with
unannealed contacts that we can also assess resistance
R versus channel length L for the three different
nBe; the data is plotted in Fig. 3. The resistance
shows no clear trend with length for low and moderate
nBe, as expected if the contact resistance dominates
the channel conductivity. We estimate the contact
resistance for the low and moderate nBe devices to
be 10 MΩ and 200 kΩ, respectively, by extrapolating
to L = 0µm. There is a clear relationship between
R and L for high nBe, as expected when the contact
resistance is no longer dominant. We estimate the
contact resistance for high nBe to be 29 ± 15 kΩ.
We now turn our attention to annealed AuBe
contacts. The typical anneal for AuBe contacts to
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Figure 4. Plots of Isd vs Vsd at Vbg = 0 V for AuBe contacts
that have (a) improved on a moderate nBe device and (b)
deteriorated on a high nBe device after annealing. In both cases,
data is shown immediately prior to annealing (thin blue line) and
immediately after annealing (thick red line).
planar p-type AlGaAs/GaAs heterostructures is 450−
550◦C for 60 − 120 s [46]. However, in that instance,
strong diffusion of ohmic spikes to a significant depth ∼
100 nm is required to access the 2D hole layer. Such an
anneal is too aggressive for our nanowires. We instead
focus in the 250− 350◦C range where Au penetration
is not so aggressive [25] for times of 30 − 120 s
to obtain Be diffusion without severely detrimental
effects, e.g., buckling and nanowire breakage. These
anneal conditions are not too dissimilar to those used
for NiGeAu contacts to n-type GaAs/AlGaAs core-
shell nanowires by Morko¨tter et al. [30]. For each
set of anneal conditions, we measure the source-drain
characteristics immediately prior to annealing and
immediately thereafter, with Vbg = 0 V. Annealing
generally produces one of two effects – either the
contact is improved, becoming more linear with higher
Isd at fixed Vsd, or it is deteriorated, giving lower Isd
at fixed Vsd and/or reduced symmetry. Figure 4(a)
and (b) show typical examples of improved and
deteriorated contacts, respectively.
Figure 5 shows the evolution of Isd versus
Vsd with annealing time for three different anneal
temperatures at each of the three doping densities.
The logarithmic scale for Isd is used to better
highlight changes in Isd with asymmetry evident as
different saturation levels at high positive/negative
Vsd. The corresponding data plotted on a linear
scale is presented in the Supplementary Information.
Before elaborating on specifics, our overall finding is
that while improvement in contact quality can be
obtained in some circumstances, annealing generally
proves detrimental. The best outcome occurs for
moderate nBe at T = 300
◦C (Fig. 5(e)) where
T (◦C) Annealing time
30 s 60 s 90 s 120 s
250 75% 83% 75%
300 73% 45% 36% 36%
350 18% 18% 10% 10%
Table 1. This table shows the yield of improved contacts by
annealing for the nBe = 5 × 10
18 cm−3 (moderately doped)
nanowires.
significant improvement can be achieved for minimal
anneal time. A similar outcome is attained for
moderate nBe at T = 250
◦C (Fig. 5(f)). Otherwise
annealing generally provides little improvement, e.g.,
high nBe at T = 250
◦C (Fig. 5(g)), or makes the
contacts drastically worse (all other panels). The
anneal is uniformly detrimental for low nBe, which
unfortunately is where improved contacts are most
needed. Given this result, we performed a more
extended study of anneal efficacy at moderate nBe.
Table 1 presents the yield of improved contacts versus
anneal temperature and time, with the optimum
outcome being an 83% yield for annealing at 250◦C
for 60 s.
We can explain our data in Fig. 5 on the basis
that the diffusion of grown-in Be dopants within the
nanowire is much faster than the diffusion of Be from
the AuBe contacts into the nanowire. We are unable
to find data for Be out-diffusion rate from AuBe alloy
on GaAs but Be is well-known for its high diffusion
rate as a dopant species in GaAs [48, 49, 50]. Under
this scenario, for the low nBe samples, loss of Be from
shell to core should both deteriorate the contacts, due
to a rise in surface depletion width [41], and reduce
the overall nanowire conductivity. For moderate and
high nBe, small amounts of dopant diffusion consistent
with short anneals at relatively low temperature should
not significantly deteriorate the contacts, and might
well improve them slightly, as observed in Fig. 5(d,e).
That said, higher temperatures and longer anneal
times should tip the balance toward worse contact
performance, as in the low nBe case, due to net
diffusion of Be out of the shell.
4. Top-gated Be-doped GaAs nanowire
transistors
We now turn our attention to obtaining local gating
for our Be-doped GaAs nanowires. Local gating
requires patterned gate electrodes, which are most
readily obtained by depositing an oxide layer by ALD
to insulate the nanowire followed by EBL to define
metal top-gate electrodes. The oxide can either be
a conformal coating applied to the nanowires whilst
standing vertically on the growth substrate, or a
patterned oxide over the partially-complete device
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Figure 5. Plots of Isd vs Vsd at Vbg = 0 V for (a) T = 250
◦C, high nBe, (b) T = 300
◦C, high nBe, (c) T = 350
◦C, high
nBe, (d) T = 250
◦C, moderate nBe, (e) T = 300
◦C, moderate nBe, (f) T = 350
◦C, moderate nBe, (g) T = 250
◦C, low nBe, (h)
T = 300◦C, low nBe, (i) T = 350
◦C, low nBe. In each panel, there are four traces presented: unannealed (blue solid), annealed
for 30 s (green dashed), annealed for 60 s (orange dotted) and annealed for 120 s (red dot-dashed). Corresponding linear plots are
shown in Supplementary Figure 1.
structure. The InAs native oxide has been used
to insulate local gate electrodes previously [40] but
these gates only perform well, i.e., without strong
current leakage, for small gate biases. Ultimately, the
need for a gate oxide in In-based nanowires is driven
by the small Schottky barrier arising from surface-
state pinning [21]. In contrast the oxide should, in
principle, be optional for GaAs nanowires because the
mid-gap surface pinning induces a stronger Schottky
barrier. Although this is true for AlGaAs/GaAs
heterostructure devices, it does not work so well for
our GaAs nanowire transistors, presumably due to the
shell doping. After fabricating such a device with low
nBe nanowires, we found that the gate leakage current
Ig ∼ 400 pA at the peak Isd of 1 nA. In contrast,
our gate leakage current is always below 10 pA for top-
gates featuring a HfO2 insulator.
Since our objective is quantum transport studies,
we made top-gate transistors for each nBe and
examined their performance as the temperature T was
reduced to 4 K. The aim was to find the lowest nBe
giving the following desirable properties at low T :
1. reasonably symmetric and linear Isd versus Vsd
characteristics; 2. on-state conductance of order 100 nS
or more; and 3. off-state conductance below 10 nS
(i.e., on-off ratio better than 103). The desire for the
lowest nBe possible is to minimise dopant scattering
and thereby maximise ballistic transport length.
Figure 6 shows Isd versus Vtg for devices with
Figure 6. Plots of Isd vs Vtg for (a) low nBe at T = 250 K
(dashed red), T = 218 K (dot-dashed green) and T = 155 K
(solid blue); (b) moderate nBe at T = 4 K for back-gate
voltages Vbg = − 3 V (dashed blue), Vbg = 0 V (dot-dashed
green) and Vbg = + 3 V (solid red); and (c) high nBe at
T = 4 K for back-gate voltages Vbg = 0 V (dashed blue),
Vbg = + 20 V (solid red). Vsd = 100 mV for all traces.
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Figure 7. Plots of Isd vs Vsd at Vtg = 0 V (blue solid line),
Vtg = + 1 V (green dot-dashed line) and Vtg = 0 V (red
dashed line) for moderate nBe, T = 4K and Vbg = 0 V.
different nBe. At low nBe, the room temperature on-
state conductivity G ∼ 8 nS is low, and as we reduce
T conduction freezes out (Fig. 6(a)). By T = 155 K
we no longer see distinct on- and off-states. Thus,
combined with the poor Isd-Vsd characteristics shown
earlier, these nanowires are unsuitable for quantum
transport studies. The high nBe nanowires are also
unsuitable. Figure 6(c) shows data for a high nBe
device at T = 4 K. While the on-state conductivity
is high, and the Isd versus Vsd characteristics are
good, the on-off ratio is poor at ∼ 1.1 with a high
off-state current, i.e., we cannot properly deplete
the high nBe nanowires with a metal top-gate. In
contrast, the moderate nBe devices show considerable
promise for low T quantum transport applications.
Figure 6(b) shows data obtained at T = 4 K
for three different back-gate voltages Vbg in a device
annealed at T = 250◦C for 60 s. These devices
show good on-state and off-state conductivity, 95 ns
and 2 pS respectively, and high on-off ratio ∼ 104.
The top-gate sub-threshold slope is 50 mV/decade at
Vbg = 0 V at T = 4 K. We found the top-gate
subthreshold slope to be an order of magnitude better
than is typical using the back-gate. We also found
scope for tuning the top-gate threshold voltage using
the back-gate (Fig. 6(b)). We obtain a typical field-
effect mobility of only ∼ 2 cm2/Vs at T = 4 K but
note that this will be severely contact-limited for our
devices and is unlikely to be a reliable measure of the
true channel performance. The moderate nBe devices
also give decent contact performance at T = 4 K. As
Fig. 7 shows, Isd versus Vsd is somewhat non-linear but
at least symmetric, and with sufficient conductance at
reasonable Vsd to viably use for further studies.
We made the device shown in Fig. 8(a) to
Figure 8. (a) Scanning electron micrograph of a three-gate
nanowire transistor made using a moderate nBe GaAs nanowire
and AuBe contacts annealed at 300◦C for 30 s. The source
(S), drain (D), insulator (I), left-gate (LG) - shaded orange,
centre-gate (CG) - shaded blue, and right-gate (RG) - shaded
red, are indicated. The three gate electrodes are 200 nm wide
with 200 − 300 nm spacing and insulated from the nanowire by
10 nm of HfO2. The scale bar represents 5 µm. (b) Isd vs Vtg
for CG (solid blue) and RG (dashed red) for the device in (a).
Measurements were obtained at T = 1.5 K with Vsd = 500 mV
(rms), Vbg = 0 V and no magnetic field applied. (c) Isd vs
Vtg for CG (solid blue) and RG (dashed red) obtained on a
separate cooldown. The dashed red traces in both (b) and (c)
are horizontally offset by −0.5 V for clarity. Any top-gate not
being actively swept is held at Vtg = − 2 V (strong on-state)
to prevent them adversely influencing the measurements.
demonstrate the potential for quantum transport
studies using the moderate nBe nanowires with
contacts annealed at T = 300 ◦C for 30 s. The device
architecture features three narrow top-gates, each
designed to define a short constriction in the nanowire,
and together form a tunable quantum dot. Figure 8(b)
shows Isd versus Vtg obtained at T = 1.5 K
for the two gates RG and CG – unfortunately the
third gate LG functions poorly (see Supplementary
Fig. S4) and was not considered further for this work.
The characteristics for RG and CG show clear on-
and off-states, strong sub-threshold behaviour, and
curiously, a clear plateau at a common intermediate
conductance for both gates. Figure 8(c) shows the
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Figure 9. Plots of Isd vs Vtg for (a) RG taken first to just below
first plateau VRG = + 2.2 V with VCG = − 2 V (solid red)
followed by a sweep of CG to pinch-off with VRG = + 2.2 V
(dashed blue), and (b) CG taken first to just below first plateau
VCG = +2.2 V with VRG = − 2 V (solid blue) followed by a
sweep of RG with VCG = +2.2 V (dashed red). Measurements
were obtained at T = 300 mK with Vsd = 500 mV (rms),
Vbg = 0 V and no magnetic field applied.
same measurement obtained on a separate cooldown.
The reduced on-state Isd is due to aging of the sample
between the two cooldowns, which were separated
in time by several weeks. The plateau structure
appears similarly in both cooldowns. This suggests
the plateau’s origin is not a quantum interference
resonance arising from the ionized doping potential,
since this should reconfigure [51] upon warming to
room temperature given Be is a shallow acceptor in
GaAs. [52]
Figure 9 shows data obtained to further inves-
tigate the plateau structures in Fig. 8. The data
in Fig. 9(a) is obtained in two stages. We start
with CG and RG in a strong on-state by setting
VCG = VRG = − 2 V. First we sweep RG to just
below the plateau, i.e., VRG = + 2.2 V. Assum-
ing the plateau indicates quantised conductance, this
would mean that just a single 1D mode is transmitted
through the region under RG. Second, we sweep CG
from VCG = − 2 V to pinch-off (Isd = 0). Inter-
estingly, the plateau in the CG trace disappears in this
case (c.f. data in Fig. 8(c)). In Fig. 9(b) we repeat
this measurement with the gates reversed – sweep CG
to just below the plateau, then sweep RG to pinch-off.
Here also the plateau disappears for the RG trace. This
behaviour is consistent with that observed in a pair of
QPCs separated by less than the ballistic length [53],
where conservation of 1D sub-band index in transport
means the series resistance is determined by whichever
QPC passes the fewest 1D sub-bands. This has also
recently been observed in InAs nanowire devices [13].
In the context of Fig. 9(a), for example, it means that
once we drive RG to below the first plateau, then only
a single 1D subband can pass under CG. This single
1D subband remaining in transport at VCG = +2.2 V
is pinched-off as a single step as VRG is driven positive.
The same holds on reversing the gates. The behaviour
we observe here lends further support for the plateau
we observe being caused by 1D conductance quantisa-
tion.
Future work will focus more closely on quantum
transport effects in these p-GaAs nanowire devices.
This will include studies of larger diameter nanowires
seeking to obtain more than the single plateau we
observe in the structures reported here as well as
Coulomb-blockaded quantum dot devices for studying
spin-orbit effects in the single-hole limit.
5. Conclusion
We reported on the development of nanowire transis-
tors featuring Be-doped p-type GaAs nanowires and
AuBe alloy contacts towards making nanowire-based
hole quantum devices. Devices with traditional doped-
substrate back-gates and EBL-defined metal/oxide
top-gates were produced for three different Be-doping
densities nBe and a range of AuBe contact processing
recipes. A key focus was the comparison of unannealed
contacts with those annealed at 250 − 350◦C for up
to 120 s using a rapid thermal annealer. Annealing
only brings small improvements for the moderately-
doped devices under conditions of lower anneal tem-
perature and short anneal time. Otherwise, anneal-
ing generally proves detrimental. We attribute this to
the diffusion of Be dopants from the shell being much
faster than the out-diffusion of Be from the AuBe al-
loy into the GaAs. The performance of the top-gate
transistors is also nBe-dependent. Conduction in the
lowest nBe = 1 × 10
18 cm−3 nanowires freezes
out below ∼ 100 K making these devices unsuit-
able for quantum device applications. The highest
nBe = 1.5 × 10
19 cm−3 devices cannot be fully
depleted by our top-gates and give poor on-off ratio
∼ 1.1 making them also unsuitable. The moderate
nBe = 5 × 10
18 cm−3 devices with contacts an-
nealed T = 250◦C for 60 s give good on-state con-
ductivity 95 nS, off-state conductivity 2 pS, on-off ra-
tio ∼ 104, and sub-threshold slope 50 mV/dec at
T = 4 K, making them well suited for quantum
device studies. Lastly, we made a device featuring a
moderate nBe nanowire with annealed contacts and
multiple top-gates. Top-gate sweeps show a plateau
in the sub-threshold region indicative of possible con-
Towards low-dimensional hole systems in Be-doped GaAs nanowires 9
ductance quantization that is reproducible in separate
cool-downs, demonstrating the potential of our device
structures for future quantum transport studies.
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